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ABSTRACT 
A computer-aided dynamic characterization system for scaled MONOS 
(metal oxide nitride oxide semiconductor) transistors has been designed and 
tested. It offers speed and accuracy of data acquisition. Retention 
measurements from a few microseconds to a few days are possible, with more 
than 12 decades in time. Two newly designed instruments, an 8 channel 
versatile digital stimuli generator and a "Write-Erase & Read Circuit" are 
described which have rendered this possible. 
Sample measurements on 85A nitride scaled MONOS complementary 
transistors are presented for the first time, with an enhanced detection scheme. 
Extraction of the interface trap density at the Si-Si02 interface with 
subthreshold conduction in the MONOS transistor has been demonstrated with 
the HP4145 Semiconductor Parameter Analyzer. 
C 
1 
:, 
1.1 Background 
Chapter 1 
INTRODUCTION 
MOS (metal oxide semiconductor) transistor, MNOS (metal nitride oxide 
semiconductor) transistor, MONOS (metal oxide nitride oxide semiconductor) 
transistor and floating gate ( metal oxide poly oxide semiconductor) transistor 
are from the same family; the MIS ( metal insulator semiconductor) structures. 
Fig.I-I shows the band diagram of the four above-mentioned structures. The 
MONOS transistor is a modified form of the MNOS transistor and so in this 
section only MN OS structure will be ref erred to since both these. share the same 
terminology. 
MNOS and MOS transistors have the same ba,ic electrical characteristics. 
They differ only in one respect. For the MOS transistor, the threshold voltage 
remains fixed at ·a constant value. In contrast, the MNOS transistor provides 
the capability that th_e threshold voltage can be set and reset electrically to 
high and low {digital nomenclature) values. Once set, a specific threshold 
voltage will remain near its value for an extended and predictable length of 
time even after any source of power to the device has been removed (a non-
volatile memory transistor). 
The change in threshold voltage in MNOS transistors is manifested because 
of exchange of charge between the nitride layer and the thin tunneling oxide 
layer between it and the silicon. The scaled down MONOS structure and its 
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Figure 1-1: Various MIS structures 
3 
detailed energy band diagram is shown in fig.1-2, and the various current 
components in the MONOS structure under positive and negative gate bias 
(relative to the bulk) are indicated in fig.1-3. Writing an MNOS transistor 
results in putting the transistor into a low conduction (LC) state. This means 
the transistor will be normally off. This pertains to accumulation of carriers in 
the nitride, from the inversion layer at the silicon. Erasing results in putting 
the transistor into a high conduction (HC) state. This means the transistor is 
normally on. This pertains to accumulation of carriers in the nitride, from the 
silicon surface accumulation layer. 
Retention is th.e time period defined by the time elapsed between the 
instant of writing/erasing an MNOS transistor and the instant when either state 
becomes indistinguishable from the other. Therefore, the end of retention 
depends very much on the method of interrogation and on the sens~ amplifier, 
since they decide distinctness. The time period trd between the end of 
writing/ erasing pulse and the start of read condition is. referred as read delay. 
·There are three ways of defining and measuring retention. 
1. CONSTANT CURRENT RETENTION : Retention inherent in the 
MNOS transistor when gate and drain are biased to result in a 
constant drain current during information storage. 
~2. CONSTANT VOLTAGE RETENTION : Retention inherent in the 
MNOS transistor when source, drain and ·substrate are grounded, and 
•, 
a fixed bias is main1tained at the gate. 
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3. ZERO BIAS (OR RELAXATION TIME) RETENTION : Retention 
inherent in the MNOS transistor when all terminals are grounded 
during information storage. 
Endurance of an MNOS transistor is the number of write-erase cycles 
accumulated before any defined unacceptable change in device properties occur. 
The limit of endurance varies some-what with the details of the stress condition 
.. 
and it manifests itself in diverse ways. The most important effect observed is a 
reduction in retention. 
Compared to floating gate devices the MNOS transistors exhibit smaller 
retention but faster programming times and a higher endurance. Transverse 
conductivity of the floating gate allows discharge of the stored charge thru 
defects in the thin insulator. On the other hand MNOS devices· are .relatively 
free from total charge loss at pinholes because the charge is stored in traps 
within the Si3N4 insulator. In addition, the MNOS process can be so realiz
ed 
that it's largely compatible with VLSI Si-gate technology fot logic circuits. 
1.2 Historical Review of Retention 
Voluminous literature exists on studies regarding dependence of retention 
on device structure, fabrication processing and operating variables. 
• Structure Variations 
1. Tunnel Oxide Thickness : The various figures of merit impose 
conflicting constraints on the device parameters. For instance 
short write times require thin Si02 layers, but such thin layers 
7 
also decrease the retention time. However, thin oxides have a 
higher endurance to prolonged cycling as compared to thicker 
oxides, ie., >30A 
2. Drain Source Protected Devices : In thin-oxide MNOS devices, 
with symmetric positive and negative voltage pulses applied, the 
flat band voltage shifts in the positive and negative directions 
respectively. In some memory designs, this is undesirable. One 
way of eliminating this problem is to use the so called "tri-
gate" structure or "drain source protected" structure. 
Endurance data obtained by Cricchi et.al. (8) using this 
structure were several orders of magnitude better than those 
reported by others. 
3. Vertical Scaling : To realize a .low voltage EEPROM with an 
MNOS structure, the thickness of the gate insulators must be · 
scaled down. The thickness of the tunnel oxide cannot be scaled 
because tunneling probability is e_xponentially related to· 
thickness, but t·he nitride thickness .can be scaled. An 
approximate scaling limit is defined by a nitride thickness which 
is twice the charge centroid. Suzuki et.al. [24] worked on the 
scaled down MONOS devices, introduced by Chei:i [7] in 1977, 
and reported ±6V programming voltages with retention decay 
rate of 0.11 V / decade for + 7V writing for n-channel and 
0.094 V/ decade for p-channel devices. 
8 
.,, 
• Process Variations 
1. Tunnel Oxide Growth : Endurance depends critically on the 
thickness and process used tp grow the thin tunneling oxide. 
The most prevalent technology for tunnel oxides is dry thermal 
oxidation. Neugebauer et.al. [18] had grown tunneling oxide by 
boiling concentrated nitric acid, but obtained less endurance. 
2. Nitride Growth : Both APCVD (atmospheric pressure chemical 
vapor deposition) and LPCVD (low pressure chemical vapor 
deposition) nitrides have been. investigated. The gases used are 
Different gases 
ratios give different stoichiometry of the nitride, either silicon 
rich or nitrogen rich, thus changing trapping density and 
conductivity in the nitride . 
.(' 
J...l 
3. Annealing : A hydrogen annealing study of SNOS non-volatile 
memory devices showed that the important parameter 
• 1n 
determining the optimum annealing temperature for maximum 
charge retention is the previous thermal history of the memory 
devices. 
W.D. Brown [5] reported that HCI annealing of memory oxides 
does not have a significant effect on either endurance or 
retention. But White et.al. [29] reported that non-HCI oxides 
9 
maintain better window definition than HCI oxides with 
extended cycling. 
• Operating Variations 
1. Elevated Temperature Discharge • • Jones and Brown 
[14] studied endurance and retention over the temperature 
range from -50°C to 125°0 and concluded that retention is a 
more sensitive function of endurance cycling than elevated 
temperature. Increased nitride conductivity, thermal excitation 
tunneling and increased interface trap density were attributed to 
degradation at elevated temperatures. 
2. Write-Erase Time and Voltage Levels : Write-erase voltages of 
the order of 20-25V have been used for thick nitride ( >450A) 
MNOS devices. Depending on the tunneling oxide the writing 
speed • varies from author t·o author., 
• 
ranging from few 
microseconds to few tens of milliseconcls. 
3. Read Disturbance : "Read Disturb" is the instantaneous 
change in threshold voltage of an MNOS transistor due to the 
very act of measuring it, and does not occur until the MNOS 
transistor begins conduction. In order to minimize read disturb, 
the threshold of the memory device must be sensed as soon as 
10 
The introduction of the Metal Oxide Nitride Oxide Semiconductor 
(MONOS) memories offers a new dimension to the scaling of non-volatile 
memories. The scaling of these devices leads to the following salient features of 
this new structure over the conventional thick nitride Metal Nitride Oxide 
Semiconductor (MNOS) structures: 
• The nitride thickness can be scaled down below 195A , the limit 
considered for MN OS structures f 11]. 
• This device structure utilizes a so-called "blocking oxide" to 
effectively inhibit the movement of the charge centroid and gate 
electrode injection .. 
• Low programming voltages (5-lOV) 
1.3 Recent Results On Scaled Devices 
In this section, dynamic characterization results on scaled nitride 
MNOS/MONOS devices reported in the literature in the past few years to 
reflect on the st-ate of . the art in device technology, characterization 
instrumentation capabilities and device performance. 
detailed below, in a chronological order: 
1. Chen,1977 [7]. 
A comparitive study -is 
• DEVICE STRUCTURE: n-channel SONOS capacitors and 
transistors with tunnel oxide thickness of 30A, nitride thickness 
of 400A and oxy-nitride thickness of 150A. 
11 
'i-. 
) 
(' 
• ERASE WRITE: Erase voltage= - (36V to 42V) 
voltage= 30V to 36V ; Erase-write time=20 to lOOms. 
• 
; Write 
• RETENTION: SONOS capacitor at 70°C with grounded 
terminals during storage. Threshold change monitored with HF 
C-V shifts. Retention monitored from I Os to 2x 105s. 
Logarithmic decay observed with decay for the write state: 
0.4 V / decade and for the erase state: 0.15 V / decade. 
• OTHER COm1ENTS: First author to introduce blocking layer 
over the nitride and announce the MONOS structure. 
2. Jacobs et.al.,1981 [7] 
• DEVICE STRUCTURE: n-channel SONOS transistor. 
Tunneling oxide thickness of 20A , nitride thickness of 240A 
and blocking oxide thickness of 100-150A. 
• ERASE-WRITE: Erase voltage== - 25V ; Write voltage==25V ; 
Erase time==lOOms ; Write time==lOms. 
• RETENTION: Static I-V shifts for threshold change monitoring. 
" 
Retention monitored from lmin. to 105min. Logarithmic decay 
behaviour observed with write state decay rate==0.65V /decade. 
q 
• OTHER COm1ENTS: Restriction of the test setup is the 
12 
\ . 
. . , f 
... 
-... • y-' 
, ... "' I' 
generation of single W /E pulse-width of lOOµs. 
3. Yatsuda et.al.,1982 (13) 
• DEVICE STRUCTURE: n-channel MNOS and MONOS 
transistors. For the MNOS structure the tunnel oxide thickness 
is 21A, the nitride thickness is 195A. For the MONOS 
st-ructure the tunnel oxide thckness is 21A, the nitride thickness 
of 150A and blocking oxide thickness of 25A. 
d 
• ERASE-WRITE: Erase voltage== - IOV ; Write voltage==IOV ; 
\ 
Zero programming window obtained at IOOµs. 
• RETENTION: Room temperature retention. Retention data 
reported from ls to 106s. Logarithmic decay behaviour for both 
states. Write decay rate==0.3V /decade • 
' 
Erase decay 
rate.==0.1 V / decade. 
• OTHER CO:t\fMENTS: Write time independent of tunnel oxide 
thickness. Better endurance of MONOS structures over MNOS. 
4. Suzuki et.al.,1983 [10] 
• DEVICE STRUCTURE: n-channel MONOS capacitor. Tunnel 
oxide thickness of 23A ; nitride thickness of 63A to 94A ; and 
blocking oxide thickness of O to 50A. 
13 · 
• 
• ERASE-WRITE: Erase voltage= - 7V ; Write voltage=7V ; 
Write-erase time==ls. 
• RETENTION: Threshold changes monitored from the HF C-V 
shifts. Retention monitored from lOms to 104s. Logarithmic 
decay behaviour observed for both states. Write decay 
rate==0.11 V / decade ; Erase decay rate==0.094 V / decade. Initial 
window==2.5V. 
• OTHER CO:MM:ENTS: Low voltage EEPROM operation was 
demonstrated. 
5. Haken et.al.,1983 [10] 
• DEVICE STRUCTURE: p-channel SONOS transistors in an 
array. Tunnel oxide thic.kness of 20A ; nitride thickness of 
lOOA and blocking oxide thickness of 40A. 
• ERASE-WRITE: Erase voltage==13V ; Write voltage== - 13V ; 
Speed of programming(zero window)==5µs. 
• RETENTION: 3 to 10 days of retention claimed. 
• OTHER CO:MM:ENTS: Application for · NVRAM. Endurance 
greater than 1011 cycles claimed. 
14 
• 
' 
6. Topich,1984 [26] 
• DEVICE STRUCTURE: n-channel SNOS transistor. Tunnel 
oxide thickness of 20A ; nitride thickness of 390A. 
• ERASE-WRITE: Erase voltage== - 25V ; Write voltage==25V 
; Erase time...::..lQ_oms.; Write time== I Oms. 
. 
~ 
• RETENTION: Temperature used 100°C. Grounded termin
als of 
the device for long term retention. Retention monitored f
rom 
ls to lyear. Initial decay~ -logarithmic. Write 
decay 
rate==900mV /decade ; Erase decay rate==950m V / d~cade. De
cay 
rates decr~ase after I04s to I05s for write and after 10
5s to 106s 
for er.ase states of an uncycled device. 
• OTHER COMMENTS: Decreasing decay rat.es reported fo
r the 
first time. Different long term retention characteristics tha
n of 
:thick nitride devices. 
A comparison of the retention results of the above authors i
s attempted in 
fig.1-4. 
Some other authors have been working on scaling aspects 
of MNOS and 
MONOS devices (6]. 
15 
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7 
10 
1.4 Purpose Of The Work 
Available literature on the dynamic characterization of scaled MONOS 
devices is nol conclusive. In order to understand the physics behind the device 
operation and the advantages or disadvantages that the device structure offers, 
transient response of the device is the most important attribute, because it 
reflects the operation of the device as a memory element. 
I 
The work presented in the thesis has been a solution to the dynamic 
characterization. It has been my attempt to obtain an accurate, computer 
automated test vehicle for exercising memory devices. The work concentrates on 
I 
the sin_gle transistor structures but c_an be extended to an array organization of 
devices. 
The Si-Si02 interface is one of the most elaborately studi
ed areas in device 
physics, but the extraction of interface trap density of MONOS devices with the 
conventional C-V .techniques is really inappropriate; since the device undergoes 
stress, and exchange of charge from the nitride and the semiconductor is 
present. This work includes examination of the su bthreshold conduction of the 
MONOS transistor in order to extract interface trap density near midgap in the 
semiconductor. 
17 
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Chapter 2 
THEORIES ON RETENTION 
2.1 Early Models 
MNOS switching models were suggested within a few years of the 
reporting of the MNOS device by Wegener et.al. [27]. Models by Ross and 
Wallmark [23] and Dorda and Pulver [9] did not treat the storage 
characteristics .of the memory device. It was White and Cricchi [28] who 
modeled both the erase/write and storage characteristics with WKB 
approximation to obtain the tunneling current through the oxide. 
WHITE-CRICCHI MODEL • • This work, w-hich treats the case of 
discharging, including the changing rate .of charge transfer, essentially assumes 
that: 
1 .. -Charge loss occurs by direct tunneling from the nitride traps to. 
interface traps at the same energy level, lying within the silicon. band 
gap and at the interface between silicon and· silicon dioxide. 
2. Nitride traps are at a single level and spatially ·Jocalized, i.e., 
The interface trap dist-ribution can be writte-n as: 
vox(t) 
Dit(t)==Dit(Eo)exp( V ) 
a 
, where V 
8 
is a characteristic potential reflecting the slope of the 
Si-Si02 interface trap distribution. 
18 
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·3. The oxide current J00 in ~he barrier region is evaluated using W
KB 
approximation and the Fermi's Golden Rule. 
Fig. 2-1 illustrates the exchange of charge between the nitride trapped 
charge 
and the Si-Si02 interface traps. The expression for the 
change in threshold 
voltage is: 
where 
C C.V-
ox NT 
1 
1 2n 2A.- -
- . 
~ 2 
Vr== X ( ) 
ot qm; ·, 
·¢>Bis the barrier height for electrons. 
2.2 Later Models 
The early model was proposed in 1972. The experiments on retention i
n 
the subsequent years were suggesting that direct tunneling is ,not 
totally 
appropriate for modeling retention. This is because the logarithmic dep
endence 
of decay when extrapolated for long times did not predict the observed re
tention 
. 
curves and the charge centroids in the nitride was more than the ma
ximum 
~ tunneling distance calculated by Ferris-Prabhu (22]. The threshol.d voltage ~ V TH 
is related to the charge QN trapped in the nitride and the charge centroid x:N 
by: 
19 
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This suggests that the loss in memory can be acc
ounted with · loss of 
charge 
' 
• increase • 1n charge centroid or both. Neugebauer an
d Burgess 
[ 18] discussed the retention characteristics in terms of three tim
e regimes. For 
times of the order of few microseconds no decay was
 reported. Till around 105 
seconds the decay was classified as short term and t
he dominant decay process 
was identified as "back-tunneling" of charge from the
 nitride. Beyond the short 
term decay regime the decay rate increased and the d
ecay was termed as long 
term and the dominant process was attributed to
 rearrangement of stored 
charge in the nitride; see fig. 2-2. 
In the remaining section three models will be. discussed
 which attempted to 
resolve the issue of lon·g term decay. All these model
s tacitly agree that short 
term decay is back tunneling of charge from the ni
tride traps to the silicon. 
The mpdels predict enhanced decay for long term
 retention by considering 
different thermal and electric field effects on nitride co
nductivity. A comparison 
of the three models 
.. . 
IS Ill table 2-1. The details of the models is 
being 
summarised below: 
• LUNDQUIST's MODEL [17) • • The nitride trap distribution 
is 
assumed to be continuously distributed in energy from
 depth ,/)min to 
depth </J {below -the nitride conduction band). Direct tunnel
ing 
max 
and thermal excitation processes have been treated as 
independent. In 
the model: td marks the beginning of the decay; ,\ is
 the mean path 
for trapping; aN is the tunneling damping factor and 
r 0 is the inverse 
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Author 
Lundquist 
1976 
White 
1977 
·Lehovec 
1978 
Processes Included 
(1) Direct tunneling discharge 
(2) Thermal excitation discharge 
( 1) Direct tunneling discharge 
(2) Cycling enhanced JN and J0 
Frenkel Pfole discharge 
\ 
. '. 
Expression 
t kT t 
VFB=VFB(O)(l-r log-:-)M(-ln-) 
r t q 1 d 0 
V :r(t)-V :r{ oo )~x N{3- 2ln2{vtexp(-q,)) 
for i[t]>> 1 sec. 
Table 2-1: Comparison of the retention models incorporating long term 
decay 
) 
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of the attempt to escape frequency. Further more: 
2.3 
and 
• WHITE's MODEL [29] : This model assumed that there is charge 
trapped near the nitride-oxide interface. The back-tunneling is fr
om 
the nitride traps to the Si-Si02 interface traps like in the e
arly 
model. The effect of cycling is to increase the Si-Si02 interface tr
ap 
density and th us •
 increase decay rate but the threshold voltage 
decreases because the nitride conductivity is increased by cycling a
nd 
the charge moves into the nitride. The oxide tunneling current c
an 
·be· .expressed as: 
where, J0 is the oxide tunneling current, Qt is the stored charg
e in 
the nitride, a and {3 are constants, Dit is the Si-Si02 interface trap 
density and x0 t an effective tunneling distance fo
r the centroid of the 
stored charge. Thus, to first order, the short term decay rate
 is 
proportional to the initial stored charge, the Si-S~02 interface tr
ap 
density and the negative exponent of the effective tunneling distan
ce. 
The_ long term charge retention characteristics are influenced by 
the 
nitride current density JN and its variation under prolonged cycling. 
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• LEHOVEC's MODEL (15] : This model 6' • assumes mono-energetic 
traps. The • • of trapped electrons by Frenkel Poole em1ss1on 
mechanism is considered, where, the escape rate of traps is: 
a ... 1 nt -
at == -nt II expl-</>+,B(E)2] 
and </> is the trap depth (normalized to kT /q); nt is the trapped 
c~arge; E is the electric field; 11 is the escape attempt frequency of , .. 
nitride traps. The movement of the charge centroid is neglected. 
The expression for retention is valid for zero bias retention. 
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Chapter 3 
DYNAMIC CHARACTERIZATION 
3.1 Introduction 
Dynamic characterization in our context would include: 
• erase-write, which is a measure of voltage and speed of programming 
of the memory device. 
• retention, which is a measure of memory after programming .. 
• endurance, which is a measure of repetit.ive cycling effects .on the 
.... 
device. 
From the stand-point- of experimentation all the above three chara.cteri~tics 
require the following capabilities: 
1. Application of voltage pulses of variable magnitude and time duration 
on the gate of the device with respect to the substrate, source and 
drain . 
2. Detection of the threshold. voltage (or flat band) with a variable 
time-delay after step 1 and is ref erred to as read delay. 
3. Maintenance of all device terminals at a single potential for time 
excluding steps 2 and 3 in-order to realistically model a powered-
down state. 
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Different combinations of the steps 1~ 2 and 3 are required for the three 
different characterization and each contributes to the complexity of 
instrumentational realizability. Another important factor for instrumentation is 
that it should be computer-aided and automated for data acquisition with 
minimal experimentor intervention. 
3.2 Test Vehicles In Literature 
Dynamic characterization of MNOS devices in literature can be classified in 
terms of the technique used for threshold detection. In the case of capacitive 
test structures the following methods have been used: 
1. Observing shifts in the high frequency C-V traces as a function of 
time; see fig. 3-1. This :is one of the easiest methods- requiring no 
specialized instrumentation. Many investigators have used this 
method; mor~ recently used by ~uzuk.i et.al. [24]. 
One of the ·disa_dv·anta~es of this method is t-hat it's very slow (read 
·delay >100ms) and does not reflect the actual transient situation. 
2. In order to study back-tunneling effects in MNOS capacitors B .. H. Yun 
[31] introduced a feedback operated flat band and charge release 
monitoring scheme as shown in fig. 3-2. 
This method offers decreased 
• • 
m1n1mum read delay capabilities 
(limited by lms settling of the phase locking amplifier). Secondly it 
provides data regarding charge transport and discharge of MNOS 
,') . 
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devices. It also provides a step towards automation of data 
• • • 
acqu1s1t1on. 
One of the problems inherent with a capacitive structure is the write 
state, because minority carriers have to be supplied by artificial means like 
optical excitation. 
With transistor test structures the following techniques have been used for 
monitoring threshold voltage with write/ erase capabilities: 
1. This method uses static 1-V characteristics and employs the shift of 
the threshold voltage( see fig. 3-3). 
It's inherently slow as it's capacitance counterpart technique 1 
-discussed above, short term retention measurements are impossible. 
2. This method. uses realistic conditions of erase-write and read 
operations and was used by White et.al. [28], refer fig. 3-4 for the 
schematic of the test station. 
The threshold detection scheme is ref erred as "source follower-
constant current method of threshold detection" [12]. With this test 
station fast measurements were achieved. The threshold voltage was 
measured as the gate to source voltage for a given read voltage, but 
did not take into account the following: 
• The sense-current for threshold depends on the threshold voltage 
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itself. 
• There is a substrate to source potential, so there is a va
rying 
contribution of substrate bias to the threshold. 
Another problem with this setup is that it uses 3 pulse gener
ators 
and so data acquisition is very operator intensive and very e
xpensive 
to automate using programmable pulse generators. 
3. Another method _of threshold detection is referred as. "satur
ated drain-
constant current m_ethod" [12]. Fig~ 3-5 shows the 
• • 
c1rcu1t 
configuration. In this scheme th-e read pulse produces a 
constant 
current for the transistor, and the gate voltage through the
 opamp. 
feedback settles at the threshold voltage. An improved thre
shold 
detect'ion scheme has been used by F.R.Libsch [16). The problems 
involved are that the sense-current value limits the charging 
of stray 
capacitance at various n_odes of the DUT. Secondly, to accomodate
 
the write-erase capability. to this threshold detection scheme 
there are: 
possibilities of the opamp goin-g into saturation, and ·also the
 oparnp 
races to saturation duriI1g the initiation of the read, since
 the 
feedback depends on the transistor being turned-on. 
- With this • overview of the test vehicles used by different i
nvestigators I 
will present my test-station design and implementation an
d how it tries to 
attend to the various challenges discussed in this section. 
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3.3 My Test Vehicle 
In order to address the requirements of fast erase-write and read together 
with the flexibility for both n-channel and p-channel device characterization, an 
• 
analog W/E and READ circuit was designed with digital controls. The 
automation for data acquisition was taken with the design of a digital pattern 
generator for providing digital controls to the W /E and read circuit. 
Before the test station is described the design and features of the. two new 
instruments will be detailed in the next subsections. 
3.3.1 W /E & Read Circuit 
The schematic circuit diagram is shown in fig. 3-6. The operational 
amplifiers 3 and 4 form a current source as well as provide a unity gain buffer 
for the source of the OUT_. Opamp 1 and 2 constitute a current sense amplifier 
and are used as a proportional feedback element for the current source voltage 
reference, during the read mode. The current source senses the threshold at a 
current level of 10µ.A. The value of the current source is related to V REF by 
I== V REF/50k0. The feedback increases the c.urrent source output current, for 
·~-
zero drain voltage, by .q factor of 10; in order to facilitate the charging of stray 
capacitances at the source and drain. All opamps operate in the linear -- region 
and so the unnecessary saturation delays and unwarranted stressing of the OUT 
(because of opamp saturation) are avoided. The switches SW1-SW3 are fast 
settling MOS analog switches. The digital (TTL compatible) controls for these 
switches are utilized to obtain various modes of operation for the OUT viz., 
erase-mode, write-mode, read-mode, and idle-mode. The schematic 
representations are shown in fig. 3-7. 
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34 
In the read mode as the gate is grounded, the source voltage adjusts to a 
value so that V GS supports a current of lOµA. So the "threshold voltage" is 
negative of the source voltage. The current source has been designed and 
implemented to provir.e high output impedance and bidirectional current , under 
bipolar output voltage. 
The threshold can be sensed after a few microsecond delay after a 
write/ erase operation. The feedback settling time, the charging of parasitic 
capacitances and switching of analog switches account for the delay. Fig. 3-8, 
shows a photograph of the sampled threshold voltage after a write operation, 
together with the reference voltage to the current source. It illustrates the 
current pumping action of the current sense feedback. The transient analysis of 
the circuit during threshold detection .is in appendix 
3.3.2 Pattern Generator 
The Pattern Generator is a 8 channel synchronous, 10MHz, single board 
digital stimuli generator. It has a parallel interface. to be programmed with a 
given "sequence" from any computer, but has been :implemented using the AIM 
65 microcomputer. A "sequence" relates to the assignment of a string of logic 
states to each channel for a given time,- referred to as "pattern" and "delay" 
later in the description. 
The AIM 65 microcomputer runs an interactive software package 
programmed in-house in its EPROM memory space for user specification of the 
sequence. The software is structured under a mairi driver routine, as shown in 
fig. 3-9. 
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Figure 3-9: Software structure on the AIM 65 for pattern generation 
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A sample of the editing session is included in the appendix E. After the 
sequence has been edited it's transferred to the pattern generator, which must 
)I. 
be in the "'reset" mode. In the "reset" mode the outputs are cleared and the 
internal clock is disabled. The design of the pattern generator is insensitive to 
the speed of data transfer from the AIM 65. The circuit diagram and 
corresponding block diagram of the generator is shown in figs. 3-10 and 3-11. 
The pattern is transferred in the PATTERN RAM and the delay in the 
DELAY RAM. The RAM's are addressed with the SEQUENCER. The RAM's 
are in the write mode only during transfer from the microcomputer. The 
DAT A BUS BUFFER only transmit durng the above mode. 
When a sequence of pattern and delay is to be ex;ecuted the generator is 
.-started and the 10MHz clock drives the r.ount down of the delay loaded from 
the DELAY RAM • into a 12 decade ripple DELAY COUNTER. The 
SEQUENCER senses the ripple out of the DELAY COUNTER and advances to 
the next item in the sequence. The pattern from the PATTERN RAM gets 
reflected at the output of the OUTPUT LATCH. The sequence repeats itself 
after the expiration of the last delay. This provides use for repetitive sampling 
and W /E cycling of the memory devices. 
A s~mple of the ·pattern generator output is illustrated in the snap-shot in 
fig. 3-12. 
The present implementation handles a maximum sequence length of 100 
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with single delay specification ranging from lOOns to 99,000s. This is 
particularly attractive for memory dynamic characterization because between two 
adjacent patterns '.the time delay varies by several orders of magnitude. Most 
word generators available use read-out from RAM with a constant frequency 
clock and so the size of the memory necessary to obtain hours of operation with 
' 
a 10MHz clock is enormous, and impractical. The generator also offers both 
remote and local modes of operation which is utilized for automatic data 
acquisition. 
3.3.3 Test Station 
The test station can be operated both in the local mode and remote mode 
using the versatility of the pattern generator and the IEEE interface of the 
TEK 7854 scope. The configurations are shown in figs. 3-13 and 3-14. The 
TEK 7854 scope is trigerred with the read logic controlling the W /E and Read 
circuit. Output of the Read Circuit is sampled. There is flexibility of single 
shot sampling with. approximately 4µs resolution and 128 number of sample 
points; :or one may dp repetitive acquisition for increased bandwidth of sampling 
or signal averaging for noise red·uction. 
Multiple waveforms can be stored within the scope memory, or transferred 
for permanent storage on the disk in the remote configuration. This is useful 
for sequential reads after a write and/or erase operation. 
A photograph of the test-station 
shown in fig. 3-15. 
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in the characterization laboratory is 
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Chapter 4 
EXPERIMENTS 
In this chapter experiments conducted using the test station detailed in 
chapter 3 will be discussed. Samples were complementary MONOS transistors 
fabricated in-house using the technology detailed in appendix D. The tunnel 
oxide thickness is 20A , nitride thickness is 85A and blocking oxide is of 51A 
thickness. 
4.1 Erase-Write Characteristics 
Erase-write characteristics uses ±lOV programming voltages. In this 
measurement at first the device is written/erased for lOseconds and the change 
fro·m that state is observed using a variable pulse width erase/write v_oltage; 
pictorially illustrated in fig. 4-1 for a p-channel transistor. The SEQUENCE 
. 
used for the measurement is in a.ppendix E-. 
. 
In order to reduce noise .the signal (threshold voltage) was averaged 5 
times, on the TEK scope. The pattern generator was continually programmed 
for different erase/write and data obtained. Erase-write characteristics of p- · 
channel and n-channel transistors are shown in figs. 4-2 and 4-3 respectively. 
4.2 Retention Characteristics 
Zero-bias retention characterization {for definition see chapter 1) has been 
done on the MONOS transistors. Retention characteristics were taken at ±lOV 
programming level. For the erased state, the device is first written for lOsec., 
then erased for lOOms and read after variable read delay ranging from lOOns to 
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Retention measurements are partitioned into short-term and long-term 
retention data acquisition. The short-term period is taken from read delay of 
1 OOns to 100sec., and 5 times signal averaging is done, refer fig. 4-4. 
The long-term retention is monitored by 5 times programming (to provide 
continuity with the short-term results) and a sequence of read operations with 
read delay of 56µs., and then starting at lOOµs. and then upto 105s., refer to 
fig. 4-5. 
F.or the write state, the device is first erased for 10sec. and then written 
for lOms. and the rest of the procedure is the same as for the erased state. 
The · retention· characteristics of the p-channel and n-chan11el transistor is 
shown respectively in figs. 4-6 and 4-7. 
4.3 Endurance Characteristics 
Endurance has been studied on the n-channel transistor. The transistor is 
.cycled with IOOµs. write ( - lOV) and lOOµs. erase ( lOV). The fig. 4-8 
illustrates the stressing cycle. After a certain number of cycles retention 
characteristics are obtained for the both states to identify any effect of cycling 
on the window or the decay characteristics. 
The end-ura-nce characteristics of the n-channel yansistor is shown in fig. 
Gil> 
4-9. 
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WRITE IDLE ERAS[ IDLE READ 
) 
101 100,,, ,00111 10011 -
40,., 
I I I I 1001 I 
I ,. 
(READ 
DELAY) 
·nv 
VG 
-10V 
--------.;_.--------------v_T_H.-i._----.... 1__ ov_1_ 
-4.7V 
..., 
Figure 4-4: Pulse sequence for short term retention measurement 
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IDLE WRITE IDLE ERASE IDLE READ IDLE READ IDLE READ 
I 002, I 101 I 100,a I 100as I 50,rl I 40111 I 100, I 40,rs I :ioos I 40111 I - - -
S TIMES 
Figure 4-5: Pulse sequence for long term retention measurement 
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Figure 4-8: Photograph of the pulse sequence on the gate of the 
transistor . with source, 
substrate and drain grounded for a n-channel MONOS transistor 
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Chapter 5 
Conclusions 
5.1 Discussion Of Results 
5.1.1 Erase-Write Characteristics 
The erase-write characteristi~s of complementary MONOS transistors are- in 
- figs. 4-2 and 4-3. The centre of the programming window for ±lOV 
programming is significantly different, - - 1.25V for the p-channel and - 2.5V 
for the n-channel device. For both the devices the window is nearly equal to II:, 
7V, the curves almost superimpose on each other with the erase-write ~rossover 
point around lms. 
The difference in the centre of the wfndow for the two de.vices ·can be 
accounted only partially by the difference in the fermi-levels of the two devices 
and the fact. that the threshold voltage at lOµA drain current is more positive 
than the classical threshold voltage for the n-channel device and more negative 
for the p-channel device. 
The fact that the erase characteristics of the p-channel device have the 
same shape as the write characteristics of the n-channel device and vice-versa, 
indicates that the injection is independent of the injecting source type. 
Furthermore it can be concluded that electrons are injected into the nitride for 
lOV and holes are injected into the nitride for - lOV programming. This· is in 
agreement with the findings of Agarwal et.al. [ 1], using the linear r,i,mp 
technique. 
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The erase-write characteristics reported by Yatsuda et.al. [ 30) on n-channel 
MNOS and MONOS devices ha\'e the same basic trend as in the present work. 
The erase curve shows saturation but the saturation of the write curve is not 
there, for the n-MONOS transistor. After comparing MNOS with MONOS 
transistors Y atsuda concluded that the blocking oxide is a barrier only for 
electron and not for hole transport in the gate dielectrics. 
5.1.2 Retention Characteristics 
The zero bias retention plots for p and n-channel devices is in fig. 4-6 
and 4-7 respectively. The devices were written for lOms. for the written state 
and erased for lOOms .. for the erased state retention data. This may be one of 
the factors responsible for the fact that the dacay of the erased state for both 
devices was greater than the corresponding written state. 
~ . 
The beginning of decay for electrons (i.e. 1 OV programming) for both the 
devices • IS around 400µs. of read :delay, while for holes (i.e. -lOV 
programming) is around 40ms. This indicates a smaller effective barrier for 
electron back...;.tun.neling as compared to hole back-tunneling 'into the silicon from 
the nitride. 
The retention characteristics for either state can be divided into three 
• 
regimes: 
- 1. no decay 
2. short term decay 
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3. slowing down of decay 
The latter two regimes were also observed by Topich !26] o~ MNOS transistors 
with thicker nitride thickness and zero bias retention measurements. Even 
though zero bias retention is claimed to account for the worst case (12], the 
retention of the device is better than predicted by the extrapolation of the short 
term decay curve. This is in contrast to the massive evidence in the literature 
I 
~ . 
with Iv1NOS devices, where the long term decay is more than the short term 
decay or only single logarithmic decay has been reported. 
In a memory array organization, during a read delay the memory 
transistor is established in a state called an "inhibit state", where the gate is 
grounded but the source is "floated". The difference in the decay characteristics 
between zero bias retention and retention with inhibit state read delay can be 
seen iri ,.fig. 5-1 for a p-channel MONOS transistor. The difference is very small 
.but the zero bias curve exhibits slightly higher decay rate. 
5.1.3 Endurance Characteristics 
. 
The endurance plot for the n-channel MONOS transistor is show·n in fig. 
4-9. No degradation in retention, under a 5MV /cm average nitride field, was 
observed for 107 W /E cycles. The gate dielectric de leakage current did not 
The Si-Si02 interface trap density measured by the subt
hreshold 
method [refer appendix A for details on this technique] for the uncycled and 
• increase. 
5.2xI06 cycles were found to be 3.8xl011/eV-cm
2 and 5.Sxl011 /eV-cm2 
respectively. 
;, I 
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5.2 Recolllll1endations 
' 
· During the course o~his study most of the 
building a versatile, fast,- accurate and computer aided test station. The 
effort has been towards 
flexibility of the test station especially in terms of the pattern generator and 
the W /E & Read circuit allows investigation of retention, erase-write and 
endurance characteristics of MONOS transistors with different control sequences 
for the analog switches. This will permit a more extensive comparison of 
constant voltage retention, constant drain current retention and zero bias 
retention for the scaled devices. Also the influence of read disturb on retention 
can be studied. The modular design of the pattern generator renders its use for 
other experiments requiring many sychronous control signals. 
The new technique of extracting the .interface trap density at the Si-Si02 
interface for MONOS transistots can be used to study the correlation of cycling 
of devices, degradation of retention, and the interface trap density. The 
simplicity of the technique is attractive frorri the standpoint that extraction of 
th.e qensit.y of interface traps has to be done a number of times. 
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Appendix A 
Subthreshold Conduction 
The theory of subthreshold conduction in MOSFETs has been developed by 
[25], [2], [20], [21], [3]. The • expression for the channel current in weak 
inversion can be written as: 
/ 
W n kT VGS-VTH mVDS 
Ins µCD-L -(-)2exp( V )(1-exp{ V )) 
m q n t n t 
cit+Cn CD kT 
, where n=l+ m==l+-and Vt=- , also µ is the channel mobility in weak 
C C q 
ox ox 
inversion, C0 is the depletion capacitance, W and L are the width and length 
of the channel, Cit is the Si-Si02 interface trap density under weak inversion 
conditions. 
Information ·ab.out the in:terface trap density around weak.) inversion 
condition, i.e., mid gap density of states can be extracted from the subthreshold 
conduction mea$urements of the transistor. Overstraeten et.al. [21] emphasizing 
that- surface· potential fluctuatio1ts render the 10 -V G characteristics in the 
subthreshold regirne: useless in terms of interface trap density extraction and 
they presented that the 10 -V O characteristics together with the calculated 
depletion capacitance can be used for interface trap density extraction and 
compared values ·obtained from conductance measurements. 
Using the above expression for the channel current a method utilizing the 
I· 
capabilities of the HP4145 Semiconductor Parameter Analyzer has been devised 
to obtain the interface trap density at the Si-Si02 interface for· the MONOS 
' ' 
memory transistors. The method is attractive from the point of view that ~,,, 
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conventional C-V measurements involve injection into the nitride and cause 
distortion and shifts in the C- V plots (particularly for the scaled down devices). 
In the case of the subthreshold conduction all information can be extracted with 
gate bias variation of a volt or two and drain bias of half a volt. Secondly, the 
interface trap density for thin oxide structures are high enough to be insensitive 
to the effects of surface potential fluctuations [20]. Over the weak inversion 
range the density value varied from 8.9xI011 /eV-cm2 to 9.2x10
11 /eV-cm2 for 
the p-channel transistor ( see example at the end of this appendix). 
Experimentally the channel current must be monitored at the source (with 
-source and substrate grounded and drain voltage applied). This is because as 
the drain bias increases the drain substrate depletion layer generation currents 
.. 
manifest; it's more dominant in t-he I0 - VO characteristics and the saturation of 
the characteristics as predicted by theory is not obtained. Fig. A-1 illustrates 
the effect with both the source and drain currents on the same plot. 
The Is-VG characteristics for a p-channel MONOS transistor for small 
drain voltage is shown in fig. A-2. The weak. inversion can be identified by the 
exponential dependence of Is on VG. The slope of this log ls-VG characteristics 
is- 'li == ( n Vtlnl0)- 1 
The Is-VO characteristics for the same p-channel transistor
 biased at a 
gate voltage in the weak inversion regime is shown in fig. A-3. The saturated 
value of the current {3 can be extracted, such that the expression for the current 
can be written as: 
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ml'vs 
Is= p [ 1-e z P ( V ) ] 
n t 
ls mVDS 
Define 11 =(1--)=exp( v ). The slope of the logl1-V os characteristics /3 n t 
nVtlnlO 
straight-line with slope 1 2= ( m )- 1• 
• 1s a 
From 1 1 the parameter n can be calculated. From , 2 and the value of
 n, 
the parameter m can be calculated. The interface state density in the weak 
inversion region is given by: 
-. Cit (n-m)Ceff 
D - ~--~~---it- q - q 
, wh·ere Ceff is the capacitance of the dielectric layers under the gate. 
Example: 
In this exa.mple the extraction of interface trap density at the Si-Si02 
interface will be illustrated for the p-channel MONOS transistor chaiacterised by 
retention. and erase-write experim~nts in chapter 4. From the fig. A-2 the 
subtreshold conduction regime slope , 1== {IOOmV)·1. This leads to a value for 
n==l.683. From fig. A-3 the saturated value of the source current for gate bias 
of 0.225V is 1.268nA. The corresponding logI1-V 08 plot is shown in fig. A-4, 
with slope , 2 of {84.6mV)·1. This yields a value for ~==1.424, leading to a m 
value of m==l.182. From quasi-static measurements on the transistor the 
effective capacitance of the gate is 0.283µF / cm2• This leads to the interface 
trap density, for the gate bias of 0.225 V, equal to 8.85 x 1011 / e V-cm
2
. 
,, . 
By picking up another gate bias within the subthreshold conduction regime 
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the density of interface traps has been evaluated. Fig. A-5 is the logl8-V G 
characteristics with slope 1 1= (10ImV)· 1, leading to n=l.699. With gate bias 
of 0.4V the logls-V O shows saturation at 24.lpA (see fig. A-6). The logl1-V 0 
plot in fig. A-7 gives a value for ~==1.441. The value for m==l.179. The 
m 
interface trap density comes out to be 9.18xl011 /eV-cm2. It's an expected 
result because subthreshold conduction corresponds to scanning the middle of the 
,, 
Si band gap, where the density of interface traps is relatively constant. 
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Figure A-6: 15- VO characteristics for VG =0.400V. 
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• Appendix B 
Pattern Generator 
B.l Generator Board 
The components on the circuit schematic of the pattern generator board in 
fig. 3-10, chapter 3 are I isted below: 
UI-U12,U46,U47 
U13-U24,U48,U49 
U25-U36,U50,U51 
U37,U52 
U38, U39, U45 
U40 
U42 
U43 
U44 
74LSI90;SYNCHRONOUS UP /DOWN 
BCD COUNTER 
2114-20;IK x4 200NS 
MOS STATIC RAM 
74125; BUFFER GATES WITH 
3 ST A TE OUTPUTS 
74116; DUAL 4 BIT 
LATCHES 
7408; QUAD 2 INPUT 
AND GATES 
74LS138;3 TO 8 
LINE DECODER 
74LS221;DUAL 
MONOSTABLE 
MUL TIVIBRATOR 
74S124; DUAL VCO 
7476; DUAL J-K FLIP-FLOP 
74126; BUFFER GATE WITH 
3 STATE OUTPUTS 
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QI 
DI 
SWI,SW2 
SW3 
Bl-B7 
Rl-R10,R13, 
RI 7,R19,R21 
Rll 
R12 
Rl4,R15 
R16 
R20 
R22 
Cl 
C2 
REMOTE 
.. 
2N3904; NPN TRANSISITOR 
RED LED 
5.6Kn 
PUSH BUTTON SWITCH 
SPOT SWITCH 
ROCKWELL VIA PORT B 
2000; METAL FILM RESISTOR 
3000; METAL FILM RESISTOR 
1000 
4.7Kn 
IKn 
I2Kn 
0.02MF 
0.47MF 
BNC INPUTS FOR 
CONTROLLING THE 
START AND RESET 
;PULSED LOW. 
The organization of the components on the generator board is shown in 
• 
fig. B-1. The components are wire-wrapped on the 8800V series microprocessor 
board to obtain efficient packing. The board requires a single 5V power supply 
and draws approximately 2 amperes of current. The power pin to each IC chip 
is decoupled using O.Olµf ceramic capacitors. 
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FOR 8800V SERIES MICROPROCESSOR BOARD 
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B.2 Rockwell AIM 65 Interface and Software 
The Rockwell AIM 65 hardware systern organization block diagram is 
shown in fig. B-2. The video terminal is attached to the teletype interface, 
programs are stored/read from audio casette interface. The PROM with the 
main driver object code starts at memory location $COOO. The 8 line parallel 
ports A and B of the user dedicated R6522 VIA are programmed as outputs 
and are interfaced directly to the generator board. 
The software was developed on the same system, using the 6502 assembly 
language. The program listing is included at the end of this appendix. 
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Hardware system organization of the Rockwell AIM 65 
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----------------------------------------------------
TRIS IS THE DRIVER PROGRAM FOR THE PATTERN GENERATOR 
----------------------------------------------------
.PAGE 'MAIN PROGRAM, 
;PROGRAM CONSTANTS 
.SKI 
CRLF=SEQFO 
HEX=SEA7D 
LL=$E8FE 
OUTALL=SE9BC 
RED0UT=SE973 
NUMA=$EA46 
BLANK2=$E838 
PHXY=$EB9E 
PLXY=$EBAC 
UDDRA=$A003 
UDDRB=$A002 
UDRA=$AOOF 
UDRB=$AOOO 
.SKI 
;PAGE o VARIABLES 
•=100 
MAINCR •=•+1 
CNRFLG •=•+1 
ERRNUM •=•+1 
COUNTR •=•+1 
CONTRl •=•+1 
CONTR2 •=•+1 
CONTR3 •=•+1 
CONTR5 •=•+l 
CHRPTR •=•+l 
CHRBUF •=•+10 
MSGPTR •=•+2 
DUMPTR •=•+l 
DUMBUF •=•+10 
ERRFLG •=•+1 
ADDPTR •=•+2 
LODPTR •=•+2 
.SKI 
;MESSAGES 
;----------------------~---~-~----------
•=ICEOO 
MSGO .BYT 'PATTERN=;' 
MSGl .BYT 'DELAY=;' 
MSG2 .BYT 'FORMAT ERROR#;' 
MSG3 .BYT 'N=NEXT OR Q=QUIT',SOD,IOA, '+;' 
MSG4 .BYT 'G=CONTINUE' 
. BYT 'OR Q=QUIT ' ' SOD' IOA' , A ; ' 
MSG6 .BYT 'UTILITIES: ' 
.BYT 'E=EDITOR, ' 
. BYT 'L-LIST , ' 
.BYT 'T=TRANSFER;' 
MSG6 .BYT 'WELCOME TO THE' 
.BYT ' DRIVER ROUTINE·;' 
MSG7 . BYT 'T=TYPE , ' 
.BYT 'D=DELETE LAST' 
. BYT 'LINE , ' 
. BYT 'K=ERASE ALL , ' 
'1--
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• BYT , Q=QUIT J , 
MSG8 .BYT IOD,IOA,'AJ' 
MSGQ .BYT 'NO PATTERN' 
. BYT ' LEFT ; ' 
MSGlO .BYT ' PATTERN' 
. BYT ' DELAY ; , 
MSGll .BYT 'NUMBER OF ' 
.BYT 'SEQUENCES=;' 
MSG12 .BYT 'A=APPEND,' 
. BYT 'M=MOD IFY , ' 
. BYT ' Q=QUIT ' , $OD , SOA, '" J ' 
MSG13 .BYT 'BUFFER FULL' 
. BYT $OD, $QA, ' ; ' 
MSG14 .BYT 'R=REPLACE ,' 
. BYT ' D=DELETE , ' 
.BYT '!=INSERT,' 
. BYT ' Q=QUIT; ' 
MSG16 .BYT $OD,SOA, 'I;' 
MSG16 .BYT 'LINE NUMBER=J' 
.SKIP 
;MESSAGE ADDRESSES 
;------------------------------------
MSGADD .. WOR MSGO,MSG1,MSG2 
.WOR MSG3,MSG4,MSG6 
.WOR MSG6,MSG7,MSG8 
.WOR MSG9,MSG10,MSG11 
.WOR MSG12,MSG13,MSG14 
.WOR MSG16,MSG16 
.SKIP 
;MAIN PROGRAM DRIVER 
•=$COOO 
JSR LL 
ALPHA LDA #SOB 
JSR PROMPT 
ALPl JSR REDOUT 
CMP #SOD 
BEQ ALP2 
JSR HEX 
BCS ALP3 
TAY 
JSR REDOUT 
JSR HEX 
BCS ALP3 
STA CONTR6 
TYA 
LDY CONTR6 
JSR BINDEC 
PHA 
JSR CRLF 
PLA 
JMP ALP4 
ALPS LDA #141 
STA ERRNUM 
JSR CRLF 
JSR ERROR 
JMP ALPHA 
ALP2 JSR CRLF 
LDA #00 
82 
ALP4 STA MAINCR 
LDA #106 ·1 
JSR PROMPT • 
JSR CRLF 
FLOOP LDA #06 
JSR PROMPT 
JSR CRLF 
WAITER LDA #'•' 
JSR OUTALL 
JSR REDOUT 
PHA 
JSR CRLF 
PLA 
CMP #'E' 
BNE AlPONT 
JSR EDITOR 
JMP WAITER 
AlPONT CMP #'L' 
BNE A2PONT 
JSR LIST 
JMP WAITER 
A2PONT CMP #'T' 
BNE A3PONT 
JSR TRXFER 
JMP WAITER 
A3PONT JMP FLOOP 
LDA #00 
STA ADDPTR 
STA LODPTR 
LDA #$20 
STA ADDPTR+l 
LDA #$28 
STA LODPTR+l 
;SUBROUTINE PROMPT 
;-----------------------------------~~~~~~~-
PROMPT;PRINT MESSAGES 
ASL A 
TAX 
LDA MSGADD,X 
STA MSGPTR 
INX 
LDA MSGADD,X 
STA MSGPTR+l 
LDY #O 
PLOOP LDA (MSGPTR),Y 
CMP #';' 
BEQ PRTURN 
JSR OUTALL 
INY 
JMP PLOOP 
PRTURN RTS 
;------------------------------
• \ 
;UTILITY EDITOR,ENTER AND MODIFY PATTERN AND DELAY 
;-------------~--------------------
EDITOR 
LDA #00 
STA COUNTR 
STA ADDPTR 
83. 
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STA LODPTR 
LDA #120 
STA ADDPTR+l 
LDA #128 
STA LODPTR+l 
DELTA LDA #SOC 
JSR PROMPT 
JSR REDOUT 
PBA 
JSR CRLF 
PLA 
CMP #'A' 
BNE DELTAl 
JMP APPEND 
DELTAl CMP #'M' 
BNE DELTA2 
JMP BETA 
DELTA2 CMP #'Q' 
BNE EDITOR 
JSR CRLF 
RTS 
APPEND LDA COUNTR 
CMP MAINCR 
BEQ DELTA3 
JSR SEQINC 
INC COUNTR 
JMP APPEND 
DELTA3 JSR MLOOP 
LDA #00 
CMP DUMPTR 
BNE EDITOR 
JSR QLOOP 
INC COUNTR 
LDA COUNTR 
CMP #fB63 
BNE DELTA4 
LDA #$OD 
JSR PROMPT 
JMP EDITOR 
DELTA4 INC MAINCR 
JMP DELTA3 
BETA LDA #00 
STA COUNTR 
STA ADDPTR 
STA LODPTR 
LDA #fB20 
STA ADDPTR+l 
LDA #$28 
STA LODPTR+l 
LDA #fBOE 
JSR PROMPT 
BETAl LDA #SOF 
JSR PROMPT 
JSR REDOUT 
PHA 
JSR CRLF 
PLA 
CMP #'R' 
.. 
-· 
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BNE BETA2 
JMP REPLAC 
BETA2 CMP #'D' 
BNE BETA3 
JMP DILETE 
BETA3 CMP #'I' 
BNE BETA4 
JMP INSERT 
BETA4 CMP #'Q' 
BNE BETA6 
JMP DELTA 
BETA6 LDA #$42 
STA ERRNUM 
JSR ERROR 
JMP BETA 
·--------------------------------, 
;SUBROUTINE BETA6,FOR READING 
;LINE NUMBER 
BETA6 LDA #SlO 
JSR PROMPT 
BETA7 JSR REDOUT 
JSR HEX 
BCS BETAB 
TAY 
JSR REDOUT 
JSR HEX 
BCS BETAB 
STA CONTR6 
TYA 
LDY CONTR6 
JSR BINDEC 
PHA 
JSR CRLF 
PLA 
JMP BETAQ 
BETAB LDA #$42 
STA ERRNUM 
JSR CRLF 
JSR ERROR 
JMP BETA6 
BETAQ PHA 
JSR C,lLF 
PLA 
RTS 
·-------------------------· ' . 
REPLAC JSR BETA6 
CMP MAINCR 
BMI BETA20 
BEQ BETA20 
JMP BETAlO 
BETA20 TAY 
DEY 
BEQ BETJ 
BETAll JSR SEQINC 
DEY 
BNE BETAll 
BETJ JSR MLOOP 
LDA #00 
... 
'" 
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OMP DUMPTR 
BNE BET! 
JSR QLOOP 
BET! JMP BETA 
BETAlO LOA #143 
STA ERRNUM 
JSR ERROR 
JMP BETA 
DILETE JSR BETA6 
CMP MAINCR 
BMI BETA21 
BEQ BETK 
JMP BETAlO 
BETA21 TAY 
STA COUNTR 
DEY 
BEQ DlLETE 
BETA12 JSR SEQINC 
DEY 
BNE BETA12 
DlLETE 
LDX COUNTR 
BETA13 JSR SEQREC 
JSR SEQINC 
INX 
CPX MAINCR 
BCC BETA13 
BETK DEC MAINCR 
JMP BETA 
INSERT LDA #$62 
CMP MAINCR 
BPL BETA23 
LDA #$OD ~ 
JSR PROMPT 
JMP BETA 
BETA23 JSR BETAS 
CMP MAINCR 
BMI BETA22 
BEQ BETA22 
JMP BETAlO 
BETA22 STA COUNTR 
LDY MAINCR 
DEY 
BEQ BETL 
BETA14 JSR SEQINC 
DEY 
BNE BETA14 
BETL LDX MAINCR 
BETA16 JSR SEQADV 
JSR SEQDEC 
DEX 
CPX COUNTR 
BCS BETA16 
INC MAINCR 
JSR SEQINC 
JSR MLOOP 
LDA #00 
CMP DUMPTR 
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BEQ BETA30 
LDA COUNTR 
JMP D1LETE 
BETA30 JSR QLODP 
JMP BETA 
J---------------------
;SUBROUTINE MLDDP, FOR PATTERN 
;ACQUISITION 
MLOOP LDA #00 
STA DUMPTR 
JSR PROMPT 
LDX #00 
NLOOP JSR REDOUT 
CMP #SOD 
BEQ NRTURN 
CMP #'Q' 
BNE CONTl 
INC DUMPTR 
JSR CRLF 
RTS 
CONTl STA CHRBUF-,X 
INX 
JMP NLOOP 
NRTURN PHA 
JSR CRLF 
PLA 
CPX #00 
BEQ APOINT 
CPX #08 
BEQ BPOINT 
LDA #S31 
STA ERRNUM 
JSR ERROR 
JMP MLOOP 
BPOINT LDX #07 
EPOINT LDA CHRBUF,X 
JSR ASCHEK 
CPOINT LDA ERRFLG 
CMP #00 
BEQ DPOINT 
CZPONT 
LDA #132 
STA ERRNUM 
JSR ERROR 
JMP MLOOP 
DPOINT LDA DUMBUF,X 
CMP #02 
BCS CZPONT 
DEX 
BMI FPOINT 
JMP EPOINT 
FPOINT LDX #00 
F2PONT 
LDA CHRBUF,X 
LDY #00 
STA (ADDPTR),Y 
STY CNRFLG 
JSR INCPTR 
.. 
·"· 
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INX 
CPX #08 
BNE F2PONT 
LDX #07 
LDY #00 
LDA DUMBUF , X . 
STA DUMBUF+Q 
ALOOP DEX 
INY 
LDA DUMBUF,X 
STY CONTRl 
GPOINT ASL A 
DEC CONTRl 
BNE GPOINT 
CLC 
ADC DUMBUF+O 
STA DUMBUF+O 
CPX #00 
BNE ALOOP 
LDY #00 
STA (LODPTR),Y 
INY 
STY CNRFLG 
JSR INCPTR 
RTS 
APOINT LDA #00 
STA CNRFLG 
LDX #08 
BLOOP JSR INCPTR 
DEX 
BNE BLOOP 
INC CNRFLG 
JSR INCPTR 
RTS 
;------------------------------
;SUBROUTINE QLOOP, FOR DELAY ACQUISITION 
QLOOP LDA #01 
JSR PROMPT 
LDX #00 
RLOOP JSR REDOUT 
CMP #SOD 
BEQ RRTURN 
STA CHRBUF,X 
INX 
JMP RLOOP 
RRTURN PHA 
JSR CRLF 
PLA 
CPX #00 
BEQ HPOINT 
CPX #04 
BEQ !POINT 
LDA #133 
STA ERRNUM 
JSR ERROR 
JMP QLOOP 
HPOINT JMP QQTURN 
!POINT LDX #02 
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_./ JPOINT LDA CBRBUF, X 
JSR ASCHEK 
KPOINT LDA ERRFLG 
CMP #00 
BEQ LPOINT 
LDA #S34 
STA ERRNUM 
JSR ERROR 
JMP QLOOP 
LPOINT DEX 
BMI MPOINT 
JMP JPOINT 
MPOINT LDX #00 
M2PONT 
LDA CHRBUF,X 
LDY #00 
STA (ADDPTR),Y 
STY CNRFLG 
JSR INCPTR 
INX 
CPX #04 
BNE M2PONT 
LDA CHRBUF+~ 
CMP #'K' 
BEQ NKPONT 
CMP #'S' 
BEQ NSPONT 
CMP #'M' 
BNE NMlONT 
JMP NMPONT 
NMlONT 
CMP #'U' 
BNE NEXTl 
JMP NUPONT 
NEXTl CMP #'N' 
BNE NEXT2 
JMP NNPONT 
NEXT2 LDA #$36 
STA ERRNUM 
JSR ERROR 
JSR DECPTR 
JSR DECPTR 
JSR DECPTR 
JSR DECPTR 
JMP QLOOP 
NKPONT LDA #00 
STA CNRFLG 
JSR DECPTR 
JSR DECPTR 
JSR DECPTR 
JSR DECPTR 
LDA #130 
LDY #00 
STA (ADDPTR),Y 
JSR INCPTR 
JSR INCPTR 
JSR INCPTR 
JSR INCPTR 
• 
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INC CNRFLG 
LDA #00 
LDX #06 
LDY #00 
JSR LODBYT 
LDA DUMBUF+l 
LDY DUMBUF+2 
JSR BINDEC 
LDY #00 
STA (LODPTR),Y 
JSR INCPTR 
JMP BBPONT 
NSPONT LDA #01 
STA CNRFLG 
LDA #00 
LDX #03 
LDY #00 
JSR LODBYT 
LDA DUMBUF+2 
LDY #01 
JSR BINDEC 
LDY #00 
STA (LODPTR),Y 
JSR INCPTR 
LDA DUMBUF 
LDY DUMBUF+l 
JSR BINDEC 
LDY #00 
STA (LODPTR),Y 
JSR INCPTR 
LDA #00 
STA (LODPTR),Y 
JSR INCPTR 
JMP BBPONT 
NMPONT LDA #01 
STA CNRFLG 
LDA #00 
LDX #02 
LDY #00 
JSR LODBYT 
LDA DUMBUF+l 
LDY DUMBUF+2 
JSR BINDEC 
LDY #00 
STA (LODPTR),Y 
JSR INCPTR 
LDA #00 
LDY DUMBUF 
CMP DUMBUF 
BMI ZETAl 
JMP ZETA2 
ZETAl CPY #09 
BNE ZETA3 
LDA #01 
LDY #00 
JMP ZETA2 
ZETA3 INY 
ZETA2 JSR BINDEC 
90 
LDY #00 
STA (LODPTR)-1.:iY 
JSR INCPTR 
LDA #00 
LDX #02 
JSR LODBYT 
JMP BBPONT 
NUPONT LDA #01 
STA CNRFLG 
LDA DUMBUF+2 
LDY #00 
JSR BINDEC 
LDX #01 
.JSR LODBYT 
LDA DUMBUF 
LDY DUMBUF+l 
JSR BINDEC 
LDY #00 
STA (LODPTR),Y 
JSR INCPTR 
LDA #00 
LDY #00 
LDX #04 
JSR LODBYT 
JMP BBPONT 
NNPONT 
LDA #00 
STA CNRFLG 
JSR DECPTR 
JSR DECPTR 
JSR DECPTR 
LDA #$30 
LDY #00 
STA (ADDPTR),Y 
JSR INCPTR 
STA (ADDPTR),Y 
JSR INCPTR 
JSR INCPTR 
INC CNKl4~LG 
LDA #00 
LDY DUMBUF 
JSR BINDEC 
CMP #00 
BNE AAPONT 
LDA #01 
AAPONT 
LDY #00 
STA (LODPTR),Y 
JSR INCPTR 
LDA #00 
LDX #06 · 
JSR LODBYT 
JMP BBPONT 
QQTURN 
LDX #04 
LDA #00 
STA CNRFLG 
QQLOOP JSR INCPTR 
. f;l 
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DEX 
BNE QQLOOP 
LDA #01 
-'\ STA CNRFLG 
LDX #06 
PPLOOP JSR INCPTR 
DEX 
BNE PPLOOP 
BBPONT INC COUNTR 
RTS 
;----------------------------
AATURN RTS 
;-----------------------------------
;UTILITY LIST FOR DISPLAY AND DELETION 
LIST LOA #07 
JSR PROMPT 
BWAIT LOA #08 
JSR PROMPT 
JSR REDOUT 
PHA 
JSR CRLF 
PLA 
CMP #'T' 
BNE B2PONT 
JMP TYPE 
B2PONT CMP #'D' 
BNE B3PONT 
JMP DELETE 
B3PONT CMP #'K' 
BEQ ERASE 
CMP #'Q' 
BNE BlPONT 
RTS 
BlPONT LDA #136 
STA ERRNUM 
JSR ERROR 
JMP LIST 
ERASE LDA #00 
STA MAINCR 
LDA #09 
JSR PROMPT 
JSR CRLF 
RTS 
DELETE LDA MAINOR 
OMP #00 
BEQ ERASE 
DEC MAINCR 
BEQ B4PONT 
JMP BWAIT 
B4PONT LDA #09 
JSR PROMPT 
JSR CRLF 
RTS 
TYPE LDA MAINOR 
OMP #00 
BEQ B4PONT )·.· ...STA OOUNTR 
LDA #00 
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STA ADDPTR 
STA CNRFLG 
LDA #01 
STA CONTRl 
STA CONTR2 
LDA #$20 
STA ADDPTR+l 
LDA #SOA 
JSR PROMPT 
JSR CRLF 
B6PONT LDA COUNTR 
CMP #OO 
BNE B6PONT 
JMP BWAIT 
B6PONT LOA CONTRl 
JSR NUMA 
JSR BLANK2 
LOX #08 
LOY #00 
B7PONT LDA (ADDPTR),Y 
JSR OUTALL 
JSR INCPTR 
DEX 
BNE B7PONT 
JSR BLANK2 r 
JSR BLANK2 
LDX #04 
LDY #00 
B8PONT LDA (ADDPTR),Y 
JSR OUTALL 
JSR INCPTR 
DEX 
BNE B8PONT 
JSR CRLF 
DEC COUNTR 
INC CONTRl 
INC CONTR2 
LDA CONTR2 
CMP #21 
BEQ BQPONT 
JMP B6PONT 
BQP.ONT LDA #04 
JSR PROMPT 
JSR REDOUT 
PHA 
JSR CRLF 
PLA 
CMP #'G' 
BEQ ClPONT 
CMP #'Q' 
BEQ C2PONT 
JMP BQPONT 
C2PONT JMP BWAIT 
ClPONT LDA #01 
STA CONTR2 
JMP B6PONT 
;------------------~-----------------
;SUBROUTINE INCPTR ,FOR DOUBLE BYTE POINTER INCREMENT 
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. SKIP 
INCPTR PBA 
' 
LDA CNR~G 
CMP #01 
BEQ DlPONT 
INC ADDPTR 
BNE D2PONT 
INC ADDPTR+l 
D2PONT PLA 
RTS 
DlPONT INC LODPTR 
BNE D3PONT 
INC LODPTR+l 
D3PONT PLA 
RTS 
;--------------------------------
;SUBROUTINE ASCBEK,FOR CHECKING VALID ASCII {0-Q) IN 
;CHRBUF,X 
; RETURNS THE BINARY EQUIVALENT FOR VALID 
; ASCII IN DUMBUF,X. 
;SETS ERRFLG FOR INVALID ASCII 
.SKIP 
ASCHEK LDA #00 
STA ERRFLG 
LDA CHRBUF,X 
CMP #$30 
BCC ElPONT 
CMP #S3A 
BCS ElPONT 
AND #$OF 
STA DUMBUF,X 
RTS 
ElPONT INC ERRFLG 
RTS 
;------------------------------
;SUBROUTINE ERRD°'I 
.SKIP 
ERROR LDA #02 
JSR PROMPT 
LDA ERRNUM 
JSR OUTALL 
JSR CRLF 
RTS 
;-----------------------------~-~~ 
;SUBROUTINE LODBYT 
.SKIP 
LODBYT STA (LODPTR),Y 
JSR INCPTR 
DEX 
BNE LODBYT 
RTS 
;---------------------------------
;SUBROUTINE BINDEC,FOR CONVERTING TWO BYTES INTO 
;TWO HEXADECIMAL DIGITS 
.SKIP 
BINDEC LDX #04 
CLOOP ASL A 
DEX 
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BNE CLOOP 
STY CONTR6 
CLC 
ADC CONTR6 
RTS 
1--------------------------------
;UTILITY TRXFER,FOR LOADING THE GENERATOR BOARD 
;--------------------------------
TRXFER LDA #01 
STA CNRFLG 
LDA MAINCR 
STA COUNTR 
LDA #00 
STA LODPTR 
LDA #$28 
STA LODPTR+l 
LDA #fBFF 
STA UDDRA 
STA UDDRB 
LDA COUNTR 
JSR HEXDEC 
STA UDRA 
LDA #fBF8 
STA UDRB 
LDA #fBFC 
STA UDRB 
CTLOOP LDA COUNTR 
CMP #00 
BEQ CTTURN 
LDY #00 
LDA #fBlC 
STA CONTRl 
LDA #fBlE 
STA CONTR2 
LDA #00 
STA CONTR3 
LDX #07 
LDA (LODPTR),Y 
STA UDRA 
LDA CONTR2 
STA UDRB 
LDA CONTRl 
STA UDRB 
LDA CONTR2 
STA UDRB 
JSR INCPTR 
CULOOP DEX 
BNE TlPONT 
JMP T2PONT 
TlPONT LDA 
STA UDRA 
INC CONTR3 
LDA CONTR3 
STA CONTR6 
ASL CONTR.6. 
ASL CONTR6 
ASL CONTR6 
ASL CONTR6 
(LODPTR),Y 
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A.SL CONTR6 
LDA CONTR2 
ORA CONTR6 
STA UDRB 
LDA CONTRl 
ORA CONTR6 
STA UDRB 
LDA CONTR2 
ORA CONTR6 
STA UDRB 
JSR INCPTR 
JllP CULOOP 
T2PONT 
LDA #$F6 
STA UDRB 
LDA #$FE 
STA UDRB 
DEC COUNTR 
JMP CTLOOP 
CTTURN LDA MAINOR 
JSR HEXDEC 
STA UDRA 
LDA #$FA 
STA UDRB 
LDA #SEE 
STA UDRB 
RTS 
• 
;-----------------~--~---~~~~-----
;SUBROUTINE DECPTR 
.SKIP 
DECPTR 
LDA CNRFLG 
CMP #01 
BEQ UlPONT 
SEC 
LDA ADDPTR 
SBC #01 
STA ADDPTR 
BCC U2PONT 
RTS 
U2PONT SEC 
LDA ADDPTR+l 
SBC #01 
STA ADDPTR+l 
RTS 
UlPONT SEC 
LDA LODPTR 
SBC #01 
STA LODPTR 
BCC U3PONT 
RTS 
U3PONT 
SEC 
LDA LODPTR+l 
SBC #01 
STA LODPTR+l 
RTS 
... 
;----------------~-----------~-.~~~--
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JSUBROUTINE HEXDEC CONVERTS 8 BIT BINARY INTO 
1TWO BCD DIGITS 
HEXDEC SEC 
PHA 
LDA #00 
STA CONTR6 
PLA 
CMP #IOA 
BCC V2PONT 
VlPONT SBC #IOA 
INC CONTR6 
CMP #SOA 
BCC V2PONT 
JMP VlPONT 
V2PONT TAY 
LDA CONTR6 
JSR BINDEC 
RTS 
;---------------------------------------~ 
;SUBROUTINE SEQINC,FOR INCREMENTING 
;(ADDPTR) AND (LODPTR) 
SEQINC TXA 
PHA 
LDX #SOC 
LDA #00 
STA CNRFLG 
G.AMMAl JSR INCPTR 
DEX 
BNE GAMMA! 
INC CNRFLG 
LDX #07 
GAMMA2 JSR INCPTR 
DEX 
BNE GAMMA2 
PLA 
TAX 
RTS 
;-----------------------~------------~----
;SUBROUTINE SEQADV,FOR SHIFTING 
;PATTERN DOWN 
SEQADV LDA #SOC 
STA CONTR6 
LDY #SOB 
EKOl 'TYA 
PHA 
LDA (ADDPTR),Y 
PHA 
TYA 
CLC 
ADC CONTR6 
TAY · 
PLA 
STA (ADDPTR),Y 
PLA 
TAY 
DEY 
BMI EK02 
JMP EKOl 
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BK02 LDA #07 
STA CONTR6 
LDY #106 
EK03 TYA 
PHA 
LDA (LODPTR),Y 
PHA 
TYA 
CLC 
ADC CONTR6 
TAY 
PLA 
STA (LODPTR),Y 
PLA 
TAY 
DEY 
BMI EK04 C' 
JMP EK03 
EK04 RTS 
;-------------------------------
;SUBROUTINE SEQREC,FOR SQUEEZING THE PATTERN 
SEQREC LDA #SOC 
STA CONTR6 
LDY #$17 
FOXl TYA 
PHA 
LDA (ADDPTR),Y 
PHA 
SEC 
TYA 
SBC CONTR6 
TAY 
PLA 
STA (ADDPTR),Y 
PLA 
TAY 
DEY 
CPY CONTR6 
BCC FOX2 
JMP FOXl 
FOX2 LDA #$07 ~J 
STA CONTR6 
LDY #SOD 
FOX3 TYA 
PHA 
LDA (LODPTR),Y 
PHA 
SEC 
TYA 
SBC CONTR6 
TAY 
PLA 
STA (LODPTR),Y 
PLA 
TAY 
DEY 
CPY CONTR6 
BCC FOX4 
1 
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JMP FOX3 
FOX4 RTS 
1-------------------------------
JSUBROUTINE SEQDEC 
SEQDEC TXA 
PHA 
LDY #SOC 
LDA #00 
STA CNRFLG 
PHI1 JSR DECPTR 
DEX 
BNE PHI1 
INC CNRFLG 
LDX #07 
PHI2 JSR DECPTR 
DEX 
BNE PHI2 
PLA 
TAX 
RTS 
·--------------~---~----~--------' . 
END 
1 ., 
... 
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Appendix C 
W /E & R.ead Circuit 
C.1 Circuit Board 
The W /E & Read circuit shown in fig. 3-6, chapter 3 has been 
implemented on an in-house pre_pared PCB. The details of the components are 
detailed below: 
OAI-OA4 
SW1-SW3 
ADLH0032G;HIGH SLEW RATE 
(500V / µs) AND WIDE 
70MHZ BANDWIDTH 
DG303.; CMOS ANALOG 
SWITCHES WITH 
200NS SWITCHING 
200 ON 
RESISTANCE 
.. 
The opamps and th.e analog switches are both opernted at supply voltages 
of ±15V. The circuit can handle around ±14V programming level. The V00 
level is +5 V for n channel and -· 5:V for p channel transistor, selected by 
manual toggle switch .. 
All resistors are metal film resistors ( 1 % tolerance). The PCB layout is 
r 
·l ' 
shown in fig. C-1. The DUT should be bonded on 8-pin (T0-8) headers. The 
C' 
pin configuration can be mapped to the gate, source, substrate and drain 
connections using jumpers. This allows flexibility to accomodate two devices on 
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Figure C-1: PCB layout of the W /E & Read circuit 
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a single header. 
C.2 Trnnsient Annlysis 
The dynamics of threshold detection is one of the essential attributes of 
the W /E & Read circuit. In this section a first order analysis of the transient 
response of the circuit, during the initiation of the "read" operation, will be 
presented. 
The circuit diagram in the "read" configuration ~ shown in fig. C-2 using 
variables for the resistors and capacitors. C5 is the parasitic capacitance at the 
source node, contributed by the transistor gate to bulk capacitance, the analog 
switch and other stray sources. 
The analysis presumes an p-channel transistor and th~t the ·gate to source 
v·oltage V~ (which supports a IOµA of drain current) is more negative than the 
classical threshold VT, as illustrated in fig. C-3. A negative VT. is being 
considered. The time constants corresponding to the compensating capacitors on 
the various opamps have been neglected. 
For the current source the following current-voltage relations can be 
written: 
(C.1) 
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Figure C-2: Circuit diagram during threshold detection 
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Figure C-S: Difference between classical threshold VT and 
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The charging equation is: 
Consider an initial condition of V out=O ; then for Vout < IV~ we have / v<< I REF . 
This leads to the relation : 
( C.3) 
Consider vout > IVrl· Assume that the transistor is operating in the 
r 
saturated state (classically), i.e., 
/3 2 
ID: ·~ . 2 ( V out+ VT) (C.4) 
The equa_tions (C.2), (C.l) and (C.4) can be simplified to give: 
dV 
· out 
dt 
and obtain: VDD s·ubstitute V == V . +V ,~ .. and 
out out" T ' RSC S 
----==adt 
-. v 2+' 
out. 0 
VTRSCS 
Use the· initial condition that· V ==0 at t==t where. t0- is given by t == · · • out O' O Vvn· 
The solution for t > t 0 is: 
, 2 
V out - - VT+ ,J ,_) 1 - V. . ] 
exp{2~(t-~)}+1 
1 
· The solution for t < t0 is given by equation (C.3). 
:(C.5) 
The solution for V t is OU 
sketched in fig. C-4. It can be compared to the photograph for V out in fig. 3-8 
.,.. 
in chapter 3. The ringing in the waveforms can be explained by the delay in 
the feedback of the circuit which we have neglected in the analysis . 
.. 
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Figure C-4: Transient response of the circuit during threshold 
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Appendix D 
FABRICATION TECHNOLOGY 
The Microelectronics Laboratory, a part of the Sherman Fairchild Center 
at Lehigh University, has a unique "in-house" capability to vary the device 
technology parameters, and study their influence on the physical electronics of 
the MONOS memory microstructure. The device cross-section of complementary 
MONOS transistors is shown in fig. D-1. 
~ 
The design of microstructures was done with the Applicon 860 VLSI 
Interactive Graphics System, followed by E-Beam generation of photomasks at 
the local AT&T Bell Lab. facilities. The test pattern TPlOO is a multi-project 
effort and the transistor structures on this have been characterized for the 
present study. Fig. D-2 shows the test pattern designed for CMOS-MONOS 
microstructures and 5'µm design rules. 
··-'? 
1"'he starting material is < 100> oriented 1'6typ.e Si sustrate. The process 
•• 
sequence: used only diffusion for incorporation of impurities in the silicon. The 
bottom two layers of dielectric viz., the tunnel oxide and the nitride were grown 
if\ the LPCVD deposition system. The blocking oxide is for med by steam 
oxidation of the nitride. Aluminium is vapour deposited ·as the gate metal and 
_source, drain and bulk contact metal. 
.. '· 
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Figure ·n-1: Cross-section of complementary MONOS transistors 
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Figure D-2: Test pattern TPlOO, a multi-project chip 
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D.1 Process Sequence 
The process sequence is detailed below: 
STARTING MATERIAL: n <100> , 5-100-cm Si wafer~. 
1. Intrinsic Getter 
a. Clean and HF etch .. 
b. Wet oxidation for field oxide 5kA ( 1100°C , 40 min.) 
c. Anneal (N2 , 700°C , 16 hrs.) 
2. P-Tub Formation 
a. Photolithography (Mask 1) 
b. Etch oxide and clean 
c. Diffusion (predeposition) of B (900°C , 15 min.) 
d. Etch borosilicate glass. 
e. Wet oxidation for 5A field oxide ( 1100°C , 40 min.) 
. . . . ·, \ 
f. Drive-in-diffusion (1150°C., 24 hrs. ,N2) 
110 , . 
•. 
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" 
for tub depth of lOµm. 
·3. p+ Source and Drain 
a. Photolithography (Mask 2) 
b. Etch oxide and clean. 
c. Diffusion (Predeposition) of Boron (900°C , 30 min.). 
d. Drive-in (N2 , 1100°C , 1 hr.)~ 
e. .Etch glass. 
f. Wet oxidation 3kA (I 100°C , 20 min.J. 
4 .. N+ :source and Drain 
a. Photolithography (Mask ·3) 
b. Etch oxide and clean 
I 
c. Diffusion (Predeposition) of Phosphorus (900°C , 30 min.). 
d. Wet oxidation (1100°C , 40 min.). 
e. Drive-in (N2 , 1100°C , 30 min.). 
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5. Gate Dielectrics 
a. Photolithography (Mask 4) 
J 
" 
b. Etch oxide and clean 
__, 
c. Grow. tijnnel oxide 20A (dry 0 2 , 730°C , .. 14 min .. ). 
d. LPCVD Si3N 4 deposition 116A (730°C , NH3:SiC12H2==100:30 , 
, 0.3 torr , deposition rate==15A/min). 
. 
e. Wet oxidation for blocking oxide ( 1000°C , 50 min.). 
f. Anneal (N2 , 1000°C , 15 min.). 
6. Contact Window 
a. Photolithography (Mask 5) 
b. Etch oxide (buffered HF) 
c. Etch nitride (plasma etching , 96% CF 4 , 4% 0 2). 
d. Etch oxid~ (buffered HF) 
_) 
e. Clean 
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f. Anneal ( forming gas , 600°C , 1.5 hrs.). 
g. Etch oxide (10% HF) 
7. Metallization 
a. Vapor deposition of Aluminum lOkA . 
b. Photolithography (Mask 6) .... 
c. PAN etch for Aluminum. 
d. Sinter (450°C , 30 min. , N2) 
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Appendix E 
Operational Details 
E.1 Test Station Operation Under Local Mode 
.. 
The test station should be operated by the following power up starting 
procedure: 
• POWER ON the Rockwell computer and the terminal. 
• POWER ON the TEK 7854 scope. 
• POWER ON the pattern generator (5V); and place it in RESET 
• .J 
mode. 
• EDIT the SEQUENCE on the Rockwell terminal. 
• TRANSFER the SEQUENCE to the pattern generator. 
• SELECT the device type ( "n" or "p") with the manual switches on 
the W /E & Read circuit module front panel. 
• POWER ON the ±15V supplies to the W /E & Read circuit. 
• POWER ON the ±5V supplies to the W /E & Read circuit'. 
i 
• POWER ON the programming voltage power supplies to the W /E & 
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Read Circuit. 
\ 
• MAP the connections for gate, source, bulk and drain with the 
jumpers on the W /E & Read circuit board. 
• PLACE a resistor (say Ikn) across the source and drain connections 
on the socket (DIP) on the W /E & Read circuit board. 
• PLACE the DUT on the TO-socket~ 
• REMOVE the resistor from the socket. 
• ST ART the pattern generator for the exercising the DUT. 
The power ·down procedure is almost the reverse of the power up procedure. 
The procedure is detailed for user convenience: 
• RESET the pattern generatqr. 
• REPLACE the resistor between the soutce. and drain connections on 
the socket. 
• REMOVE the ,OUT. 
• POWER DOWN the programming voltage power supplies. 
• POWER DOWN the ±5V supplies to the W /E & Read circuit. 
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• POWER DOWN the ±t5V supplies. 
, 
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' 
• POWER DOWN the 5V supply to the pattern generator. 
• POWER DOWN the rest of the equipment. 
E.2 Test Station Operation Under Remote Mode 
The power on procedure is the same as in the previous ~ection only the 
HPIB interface from the scope to the HP9836 computer must be established. 
The remote control lines for the pattern generator from the programming power 
supplies should be tested for a maximum voltage. swing of 0-5V (since there is 
no overvoltage protection on-board). The start and reset lines are to be pulsed 
low, and should be normally high. After the remote lines are connected switch 
manually to. remote mode. The software to be run on the HP computer is only 
a· variation -of the program detailed in the thesis by F .R. Libsch [16). 
E.3 Editing Session For Pattern Generation 
An example of the editing session using the software on the AIM 65 
computer is gjven below: 
<*>=COOO 
<G>/ 
NUMBER OF SEQUENCES=OO 
WELCOME TO THE DRIVER ROUTINE 
UTILITIES: E=EDITOR, L=LIST, T=TRANSFER 
*E 
A=APPEND ,M=MODIFY ,Q=QUIT 
%A 
PATTERN =10000000 
DELAY =lOON 
PATTERN =10101010 
DELAY =002U 
·-
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PATTERN =000011001 
FORMAT ERROR #1 
PATTERN =00000111 
DELAY =Q67M 
PATTERN =00110011 
DELAY =676S 
PATTERN =OQ 
FllRMAT ERROR #1 
PATTERN =01011100 
DELAY =QBQM 
PATTERN =Q 
, 
A=APPEND ,M=MODIFY ,Q=QUIT 
"Q 
-----------------------------------
.tt: I I~,... : . ' .. ... - 9!1'(....._, •• 
<*>==COOO initializes the program counter (of the AIM 65) at the 
beginning of the software. The utility EDITOR is the most intense part of the 
software. APPEND is useful for adding a string of PATTERN and DELAY 
with minimal protocol. For PATTERN specification start from left to right 
(channels 1-8) ·with a string of 1 's and O's for each cha·nnel. For DELAY 
specification foJir characters are required (first three are numbers between O and 
9 and the last character is the unit of time ). The abbreviations for the time 
character is as follows: 
N-----------nanoseconds( only in hundreds of ns.) 
U-----------microseconds. 
M-----------milliseconds. 
S-----------seconds. 
K-----------thousand of seconds. 
To exit from APPEND type "Q" as the PATTERN. 
-----~----------------------------
\, *L 
·' 
T=TYPE ,D=DELETE LAST LINE ,K=ERASE ALL ,Q=QUIT 
"T 
.. 
PATTERN DELAY 
01 10000000 lOON 
02 10101010 002U 
03 00000111 Q67M / 04 00110011 676S 
06 01011100 989M 
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•E 
A=APPEND ,M=MODIFY ,Q=QUIT 
~ 
B,::;;REPLAC:E ,D=imlETE ,!=INSERT ,Q=QUIT 
SR 
LINE NUMBER=03 
PATTERN =01000110 
DELAY =6f:. ."U 
R=REPLACE ,D=DELETE ,!=INSERT ,Q=QUIT 
IQ 
A=APPEND ,M=MODIFY ,Q=QUIT 
"Q 
•L 
T=TYPE ,D=DELETE LAST LINE 
... T 
PATTERN DELAY 
01 10000000 lOON 
02 10101010 002U 
03 01000110 667U 
04 00110011 676S 
06 01011100 989M 
... Q 
•E . 
A=APPEND ,M=MODIFY ,Q=QUIT 
%M 
,K=ERASE ALL 
R=REPLACE ,D=DELETE ,!=INSERT ,Q=QUIT 
II 
LINE NUMBER=04 
PATTERN =00000000 
DELAY =698N 
R=REPLACE ,D=DELETE ,!=INSERT ,Q=QUIT 
IQ 
A=APPEND ,M=MODIFY ,Q=QUIT 
%Q 
*L 
,Q=QUIT 
T=TYPE ,D=DELETE LAST LINE ,K=ERASE ALL ,Q=QUIT 
... T 
PATTERN DELAY 
01 10000000 lOON 
02 10101010 002U 
03 01000110 667U 
04 00000000 600N 
06 00110011 676S 
06 01011100 989M 
... Q 
•E 
A=APPEND ,M=MODIFY ,Q=QUIT 
%M 
R=REPLACE ,D=DELETE ,I=INSERT ,Q=QUIT 
ID ~~ 
LINE NUMBER=04 I. 
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R=REPLACE ,D=DELETE ,I=INSERT ,Q=QUIT 
IQ 
A=APPEND ,M=MODIFY ,Q=QUIT 
"Q 
•L . 
T=TYPE ,D=DELETE LAST LINE ,K=ERASE ALL ,Q=QUIT 
"T 
01 
02 
03 
04 
06 
"D 
"T 
PATTERN 
10000000 
10101010 
01000110 
00110011 
01011100 
PATTERN 
01 10000000 
02 10101010 
03 01000110 
04 00110011 
"K 
NO PATTERN LEFT 
* 
DELAY 
lOON 
002U 
667U 
676S 
Q8QM 
DELAY 
lOON 
002U 
667U 
676S 
--.-~------------------~--------------
• 
At this point the "SEQUENCE length" is O, but 5 SEQUENCES were 
edited at one stage. They are not lost!! So to retrieve the SEQUENCES go 
into monitor mode and extcute the program once again but respond with "05" 
for NUMBER OF SEQUENCES. 
---------------------------------
<*>=0000 
<G>/ 
NUMBER OF SEQUENCES=06 
WELCOME TO THE DRIVER ROUTINE 
UTILITIES: E=EDITOR, L=LIST, T=TRANSFER 
•L 
T=TYPE ,D=DELETE LAST LINE .,K=ERASE ALL ,Q=QUIT 
"'"T . 
PATTERN DELAY 
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01 10000000 100N 
02 10101010 002U 
03 0·1000110 667U • 
04 00110011 676S 
06 01011100 989M 
, ... Q 
•E 
A=APPEND ,M=MODIFY ,Q=QUIT 
"A 
PATTERN =00000000 
DELAY =234U 
PATTERN =11111111 
DELAY =090K 
PATTERN =Q 
A=APPEND ,M=MODIFY ,Q=QUIT 
"Q 
•L 
.. 
T=TYPE ,D=DELETE LAST LINE ,K=ERASE ALL ,Q=QUIT 
... T 
PATTERN DELAY 
01 10000000 lOON 
02 10101010 002U 
03 01000110 667U 
04 00110011 676S 
06 01011100 989M 
06 00000000 234U 
07 11111111 OQOK 
E.4 Sequence For Erase-Write Measurements 
I 
" J 
.. 
,. 
The SEQUENCE used for erase-write measurements (as described in 
chapter4) is shown below with comments. 
01 
02 
03 
04 
05 
06 
07 
l 
PATTERN DELAY Comments 
--------
00000010 002S Idle mode for 2s. 
00000011 010S Erase mode for 10s. 
00000010 lOOU Idle mode for lOOµs. 
00000110 QOlU Write mode for lµs. 
00000010 lOON Idle mode for lOOns. 
00010010 004U Read delay for 4µs. 
00011000 050U Read mode for 50µs. 
Repeats after this!! useful 
for repetitive sampling. · 
.. (. 
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